

# A Comprehensive Review on Adiabatic SRAM

Amit Saxena<sup>1</sup>, Kshitij Shinghal<sup>2</sup>, Deepti Shinghal<sup>1</sup>, Shuchita Saxena<sup>1</sup>  
<sup>1</sup>Assistant Professor, <sup>2</sup>Associate Professor,  
Deptt. of E& C Engg, Moradabad Institute of Technology, Moradabad, India

## ABSTRACT

*The technological evolution has increased the number of transistors for a given die area significantly and increased the switching speed from few MHz to GHz range. Such inversely proportional decline in size and boost in performance consequently demands shrinking of supply voltage and effective power dissipation in chips with millions of transistors. This has triggered substantial amount of research in power reduction techniques into almost every aspect of the chip and particularly the processor cores contained in the chip. There are various processor parameters and features such as supply voltage, clock frequency, cache and pipelining which can be optimized to reduce the power consumption of the processor. Some of these concepts have been already established whereas others are still active research areas. Voltage scaling is one of the most effective and straight forward means for CMOS digital circuit's energy reduction. Aggressive voltage scaling to the sub-threshold region helps achieving low energy consumption. The survey strategy was chosen for finding the existing facts and difference between them (comparison). The literature survey of adiabatic switching circuits, SRAM, & its applications were carried to decide research strategy. The investigations, simulations and hardware trials were carried out to support the chosen strategy. In the fourth phase of the research the justification and the merits of 'energy recovery adiabatic design' based on the literature survey on low power design techniques. After explaining the theoretical aspects of adiabatic theory, it presents the literature survey in two parts; literature survey on 'different adiabatic logic styles' and 'memories'. This paper highlights all the previous research work done in the area of adiabatic logic and it clearly indicates a logical base for the choice of the research work.*

**Keywords:** Adiabatic Circuit, SRAM, Low Power Circuits

## I. INTRODUCTION

Today's VLSI systems integrate random logic, mega modules and recollections. Hence, the success of adiabatic circuits can rely on the economical implementation of not solely random logic, however conjointly the opposite elements of a VLSI system [1,2]. In addition to the energy problem, the heat also becomes an issue. If the released heat from chips cannot be removed quickly, the whole system performance becomes very instable [3]. It is then inevitable to use special IC packaging and more advanced cooling techniques that support quick heat removal, which will increase product cost remarkably. Therefore, exploring the design methodology for low energy, "green" sub-micron circuits is of very great importance.

The term adiabatic comes from thermodynamics, used to describe a process in which there is no exchange of heat with the environment. The adiabatic logic structure dramatically reduces the power dissipation [4]. The adiabatic switching technique can achieve very low power dissipation, but at the expense of circuit complexity. Adiabatic logic offers a way to reuse the energy stored in the load capacitors rather than the traditional way of discharging the load capacitors to the ground and wasting this energy [5,6].

It should be noted that the fully adiabatic operation of the circuit is an ideal condition which may only be approached asymptotically as the switching process is slowed down. In most practical cases, the energy dissipation associated with a charge transfer event is usually composed of an adiabatic component and a non-adiabatic component. Therefore, reducing all the energy loss to zero may not be possible, regardless of the switching speed. With the adiabatic switching approach, the circuit energies

are conserved rather than dissipated as heat. Depending on the application and the system requirements, this approach can sometimes be used to reduce the power dissipation of the digital systems [1,4].

Unfortunately, many engineers who tried adiabatic design were unaware of some relevant issues in thermodynamics and reversible computing theory, and as a result, many (perhaps most) of the published designs for purportedly “adiabatic” logic families actually contain design flaws that cause them to not be truly adiabatic, and that significantly limit the improvement in energy efficiency they can obtain [4].

The total power dissipation of a digital system is composed of the dynamic power, the leakage power and the short-circuit power. The dynamic power results from charging and discharging loading capacitances. It is often the dominant power consumer [8, 9]. The leakage power results from imperfect switch-off of nMOS / pMOS transistors. It is due to the current conducted even without any switching activity. Since millions of transistors are often integrated in a single SoC nowadays, the contribution of leakage power to the total power also becomes significant. The leakage current is sensitive to thermal conditions as its absolute value increases in an exponential fashion with the increasing temperature, so its significance can further increase if the released heat cannot be removed quickly. The short circuit power dissipation is due to direct-path current when the nMOS and the pMOS transistors are conducting simultaneously during non-ideal rise/ fall times. It only contributes a minor fraction (<5%) of the total power dissipation [7].

The object is to design robust adiabatic digital circuits. The main aim is to use adiabatic switching circuits to compensate throughput degradation, so a medium throughput for digital consumer electronic applications can be achieved.

Another objective is to safely achieve very low energy dissipation by slowing down the speed of operation and only switching transistors under certain conditions. The signal energies stored in the circuit capacitances are recycled instead, of being dissipated as heat [10].

## **II. RELATED WORK**

Yibin Ye et. al. in 1996 described in their paper titled “On The Design of Adiabatic SRAMs” that the design of low-power circuits, adiabatic logic shows nice promise. However, analysis till date have targeting adiabatic logic circuits/families. They furnish a method of adiabatic Static RAM, which could be enforced whereas not greatly increasing area of basic logic gate quality. The planning reports the very high difficulty of creating an ultra-low power memory circuits in a VLSI system. Their calculated outcome for a 4Kb block of memory core indicates energy savings of roughly seventy fifth for each browse and write operations. Higher power savings square measure achieved within the address decoder and I/O drivers [11]. Yong Moon, et.al. in 1996 delineate efficient charge recovery logic (ECRL) is planned as a candidate for low-energy adiabatic logic circuit. Power comparison with completely different logic circuits is performed on an electrical converter chain and a carry look ahead adder (CLA). ECRL CLA is supposed as a pipelined structure for obtaining identical output as a conventional static CMOS CLA [12]. In the work titled “Pass-Transistor Adiabatic Logic Using Single Power-Clock Supply” Vojin G. Oklobdzija et.al. presented a new pass-transistor adiabatic logic (PAL) that operates from one power-clock supply and outperforms the antecedently rumored adiabatic logic techniques in terms of its energy use. PAL may be a dual-rail logic with comparatively low gate complexity: a PAL gate consists of true and complementary NMOS practical blocks, and a try of cross-coupled PMOS devices [13]. Lolas, C. Z. et.al. in 1999 gave an approach for implementing low power array architectures based on energy recovery techniques. The main principles of the reversible pipeline was adopted [14]. Later in 1999 K. W. NG and K. T. Lau Designed Low power consuming 4:2 compressors which resulted in a significant reduction of power [15]. Low-Power, Low-Noise Adder Design with Pass-transistor Adiabatic Logic was done by Hamid Mahmoodi-Meimand and Ali Afzali-Kusha in 2000. A fully adiabatic logic circuit was compared with its combinative and pipelined static CMOS counterparts. The performance of each circuit is studied in terms of the utmost frequency of operation, the minimum voltage of operation, the circuit energy consumption, and additionally the shift noise generated by the circuit. A 8-bit carry look-ahead adder is intended employing a 0.6-pm CMOS technology for all 3 logic designs. With the support of the post-layout simulation results, the adiabatic adder exhibits energy savings of seventy six to eighty seven percent and eighty seven to ninetyeth

percent was compared to its combinative and pipelined static CMOS counterparts, severally. It also exhibits a considerable reduction in switching noise, compared to its static CMOS counterparts [16].

H. H. Wong and K. T. Lau in 2002 reduced the power consumption in multipliers and brought significant power reduction in the overall digital system. (7, 3) counters are one of the components that are used in parallel multipliers though it is not so popular as the (4:2) compressor. Several (7, 3) counters have been reported but most of them are implemented in conventional CMOS style [17]. J. Y. Park and S. J. Hong in 2002 designed Latched Pass-transistor Adiabatic Logic (LPAL) and presented the low power design scheme which substitutes conventional CMOS circuit energy-efficiently. The energy dissipation between Pass-transistor Adiabatic Logic (PAL) and LPAL was compared by simulation using 0.35 $\mu$ m CMOS technology. The LPAL exhibits energy savings of 44% compared to the PAL [18]. Ettore Amirante, et. al. designed an adiabatic 8-bit Ripple Carry Adder in a 1.2V, 0.13 $\mu$ m CMOS technology, to demonstrate the potential of adiabatic logic for low power applications. The layout of the adiabatic block was compatible with static CMOS normal cells. This allows the implementation of enormous adiabatic circuit blocks with manageable style complexity. At  $f = 20$  megacycle, the energy was by an element of seven below in static CMOS, and energy saving was possible on the far side  $f = 100$ MHz. Interface circuits are presented for the conversion between adiabatic and static CMOS signals. Experimental results confirm the functionality of the adiabatic adder embedded in a static CMOS environment. The energy efficiency of a complete adiabatic system was evaluated including a four-phase trapezoidal power clock generator, obtaining an energy saving by a factor of 6 at  $f = 20$ MHz [19]. Aiyappan Natarajan et. al. 2003, presented a hybrid adiabatic content addressable memory (CAM). The CAM uses an adiabatic change technique to scale back the energy consumption within the match line whereas keeping the performance for the read/write operation. The adiabatic CAM was appropriate for ultra-low-power, low performance applications like sensible cards and transportable devices. CAM uses a clocked power supply for the match line whereas the remainder of the circuit was constant because the basic CAM. A novel smart card application which uses the adiabatic CAM was illustrated. The circuit simulations for a 16x16 and 32x32 CAM were done using 0.18  $\mu$ m Berkeley models in HSPICE and the comparison of energy dissipation in this case & in case of a basic CAM is carried out. The results prompt 3 orders of magnitude in energy savings for the 16x16 CAM and one order of magnitude savings for the 32x32 CAM once operated at 2Mhz. The utmost frequency of operation that there was respectable energy savings was found to be two hundred megacycle per second with a two hundredth and forty fifth energy savings for 16x16 and 32x32 CAM severally [20].

Jurgen Fischer, et. al. 2003 suggested Positive Feedback Adiabatic Logic (PFAL) with nominal dimensioned transistors will save energy compared to static CMOS up to an operation frequency  $f = 200$ MHz. In this work the impact of transistor sizing is discussed, and design rules are analytically derived and confirmed by simulations. The increase of the p-channel junction transistor breadth will significantly cut back the resistance of the charging path decreasing the energy dissipation of the PFAL electrical converter by an element of two. In more complex gates a further design rule for the sizing of the n-channel transistors is proposed. Simulations of a PFAL 1-bit full adder suggested that the energy consumption can be reduced by additional 10% and energy savings can be achieved beyond  $f = 1$ GHz in a 0.13 $\mu$ m CMOS technology [21]. W.J. Yang et. al. 2003 gave a novel low power programmable logic array (PLA) structure based on adiabatic switching is presented. Simulation results urged that the power consumption is comparable to it of the adiabatic pseudo-domino logic (APDL) PLA, however whereas common place semiconductor transistor size for the isolation transistor are often applied, in APDL PLA this semiconductor device was designed with a bigger breadth [22].

J. Fischer et. al. 2004 designed Positive Feedback Adiabatic Logic (PFAL) which showed the lowest energy dissipation among adiabatic logic families based on cross-coupled transistors, due to the reduction of both adiabatic and non-adiabatic losses. The dissipation primarily depends on the resistance of the charging path that consists of one p-channel MOSFET throughout the recovery part. In their work, a replacement logic family known as Improved PFAL (IPFAL) is projected, wherever all n- & p channel devices square measure swapped in order that the charge may be recovered through an n-channel MOSFET. This enables to decrease the resistance of the charging path up to an element of two, and it allows a significant reduction of the energy dissipation. Simulations supported a zero.13 $\mu$ m CMOS method confirm the enhancements in terms of power consumption over an oversized frequency vary. However, identical straightforward style rule, that allows in PFAL an extra reduction of the

dissipation by best electronic transistor size, doesn't apply to IPFAL. Therefore, the influence of several sources of dissipation for a generic IPFAL gate is illustrated and discussed, in order to lower the power consumption and achieve better performance [23]. Yang, Q. et. al. tried to diminish the trapped charges in internal nodes of the complex logic adiabatic gate, adiabatic differential voltage switch logic (ADVSL) with the help of capacitance coupling technique are presented. An adiabatic system, based on a relatively small number of complex ADVSL gates, reduces not only dissipation loss, but also the gate count greatly [24]. Jianping Hu et. al. presented the power improvement of complementary pass-transistor adiabatic logic (CPAL) and therefore the style of adiabatic successive circuits. CPAL circuits have additional economical energy transfer and recovery, as a result of non-adiabatic energy loss of output hundreds has been fully eliminated with the help of complementary pass-transistor logic for analysis and transmission gates for energy-recovery. The minimization of energy consumption was investigated by selecting the best size of transistors. Adiabatic flip-flops (D, T and JK) are introduced. A practical sequential system designed with the proposed adiabatic flip-flops was demonstrated. With TSMC zero.25 $\mu$ m CMOS method, HSPICE simulation results instructed that the adiabatic flip-flop supported CPAL is regarding two to three times additional energy economical than 2N-2N2P and three to six times less dissipative than the static CMOS [25]. Hee-sup Song et. al. 2004, in their work, they designed the low power energy recovery circuit using the adiabatic method. The circuit avoids non-adiabatic loss exploitation the output to ground path current management technique by the output. Since the circuit operates low frequency (down to 200MHz), it improves the power consumption in comparison to other adiabatic circuit. Proposed circuit was designed with the help of TSMC 0.35 $\mu$ m CMOS Technology. Simulation result advised that the circuit will be in operation up to 400MHz [26]. Jianping Hu et. al. 2004 gave a new low-power adiabatic logic, NMOS complementary pass-transistor adiabatic logic (NCPAL), is proposed. The NCPAL circuit uses pure NMOS transistors and a three-phase power supply. The bootstrapped NMOS switch is used to eliminate non-adiabatic loss of output voltage and simplifies the NCPAL circuits. Its energy dissipation is a smaller amount keen about the power-clock frequency and insensitive to output load capacitance. The planning of adiabatic consecutive circuit is explored. A sensible consecutive system supported the NCPAL is meant and incontestable. With TSMC 0.25  $\mu$ m CMOS technology, the NCPAL electrical converter chain is a minimum of a pair of 0.5 times a lot of energy economical than 2N-2N2P, and five to ten times less dissipative than the static CMOS for clock rates starting from twenty to two hundred megacycle [27]. M. Arsalan et. al. 2004 showed that over the past decade, different adiabatic logic styles for low-power applications have been published. This paper compares and analyzes the performance and energy dissipation of varied adiabatic logic designs in a very uniform take a look at surroundings. The test benches are arranged out and a take a look at chip has been fabricated in a very common 0.18  $\mu$ m CMOS technology. The results are mainly based on test chip measurements and post layout simulations [28]. Blotti, A. et. al. 2004 showed that a conventional semi-custom design-flow supported a regeneration adiabatic logic (PFAL) cell library permits any VLSI designer to style and verify advanced adiabatic systems (e.g., arithmetic units) in a very short time and simple approach, thus, enjoying the energy reduction advantages of adiabatic logic. A family of semi-custom PFAL carry lookahead adders and parallel multipliers were designed in a very zero.6-/spl mu/m CMOS technology and verified. Post-layout simulations urged that semi-custom adiabatic arithmetic units will save energy an element seventeen at ten megacycle per second and concerning seven at one hundred megacycle per second, as compared to a logically equivalent static CMOS implementation. The energy saving obtained is additionally higher if compared to different custom adiabatic circuit realizations and maintains high values (3/spl divide/6) even once the losses in power-clock generation square measure thought of [29]. Jianping Hu et. al. designed a dual transmission gate adiabatic logic (DTGAL) appropriate for driving massive capacitance. DTGAL, has no non-adiabatic energy loss on output masses by utilizing feedback management from next-stage buffer outputs. The decrease of energy consumption was investigated by selecting the optimum size of DTGAL circuits. A 64 $\times$ 64-b adiabatic SRAM is intended. The projected DTGAL circuits were wont to recover the charge of enormous change capacitance on bit-lines, word-lines, and address decoders in absolutely adiabatic manner. The ability consumption of the projected SRAM is considerably reduced because the energy transferred to massive capacitance buses is usually recovered. Energy and practical simulations were performed mistreatment the net-list extracted from the layout. HSPICE simulation results indicate that the projected SRAM attains energy savings of sixty fifth to ninetieth as compared with the standard CMOS implementation for clock rates starting from

twenty five to two hundred MHz [30]. Guoqiang Hang gave the methodology for coming up with adiabatic circuits using two-phase power clock, is investigated. First, algebraically expressions for and properties of power-clocked signals are mentioned. Then the look of adiabatic gates supported AC power offer and CMOS transmission gates is analyzed. On this basis, basic rules for the look of adiabatic circuits are projected, a style example of an adiabatic full adder is incontestable. SPICE simulations using a trapezoidal power-clock demonstrate that the designed adiabatic circuits have a correct logic function and ultra-low-power characteristics [31]. Myeong-Eun Hwang et. al. 2005 showed as scaling of silicon devices continues at an aggressive pace, the problems associated with it are becoming more and more evident. With “short-channel effects” already in the way of scaling, interest has shifted to the possible use of non-silicon molecular devices for circuit implementation. Carbon nanotube has emerged as a promising candidate. However, molecular devices like carbon nanotube field-effect transistors (CNFETs) with their super-scaled dimensions and high current densities would increase the facility density on chip and affordable predictions estimate that they might so much exceed the most power density limitation. Their work explores the use of energy-recovery techniques in molecular CNFET based digital circuits and demonstrates how they can alleviate the power density problem in such circuits [32]. Junyoung Park et. al. proposed a latched pass-transistor adiabatic logic (LPAL) an energy-saving style theme for low power applications. LPAL replaces CMOS circuits, providing additional energy-efficiency than alternative types of adiabatic logic. In simulation, the energy consumption of pass-transistor adiabatic logic (PAL) was compared with standard adiabatic logics. Simulation results suggested that the LPAL circuit results in power savings of 44% over PAL [33]. Y. He, J. Tian et. al. suggested a new quasi-static adiabatic logic family called 2N-2N2P2D. Compared with previous dynamic adiabatic logic, the quasi-static one makes nice enhancements in power saving by eliminating redundant capacitance charging/discharging and in compatibility with standard CMOS circuits. Comprehensive circuit simulations recommended that regarding four-hundredth power saving may be achieved compared to the 2N-2N2D logic, and up to seventieth compared to traditional CMOS logic [34]. Robert C. Chang et. al. in 2006 proposed adiabatic logic called Energy Recovery Complementary Pass-transistor Logic (ERCPL) is presented in their work. It operates with a two-phase non overlapping power clock supply. It uses bootstrapping to achieve efficient power saving and eliminates any non-adiabatic losses on the charge-steering devices. A theme is employed to recover a part of the energy unfree within the bootstrapping nodes. Simulation results of their work suggested that a pipelined ERCPL carry look-ahead adder can achieve a power reduction of 80% over the conventional CMOS case. Operation of an 8-bit ERCPL CLA fabricated using the TSMC 0.35  $\mu\text{m}$  1P4M CMOS technology has been experimentally verified [35]. Arsalan, M et. al. accentuated that power clock generators (PCGs) are the prevalent overhead for the adiabatic systems and mutilate all the low-power advantage from the adiabatic logic part by consuming a large portion of the total power in the clock generation circuitry. In addition to the PCG problems, routing multiple clock phases for adiabatic circuits isn't terribly convenient and raises variety of value, performance and viability problems. To urge obviate the issues associated with clock generation and synchronous clock routing, a replacement resolution specifically asynchronous adiabatic logic (AAL) is projected to comb the advantages of the adiabatic logic circuits thereupon of asynchronous logic systems. Going asynchronous not solely eliminates the requirement of PCGs, thus all the issues related to the generation and routing of the clocks, it also brings all the advantages intrinsically associated with an asynchronous design such as low power and reliable logical operation [36]. Ali Khazamipour et. al. 2007 emphasized that reversible logic is of interest in many applications such as low power CMOS design, optical and quantum computation. Classical CMOS circuits, that power consumption is usually an enormous issue, find reversible solutions plausible owing to their theoretical zero power dissipation. On the opposite hand, rising technologies typically incorporate quantum effects that are inherently reversible. Therefore, at some purpose prospect circuits are created from reversible logic gates. This paper focuses on the appliance of reversible ideas to classical circuits by proposing the implementation of reversible logic circuits in CMOS technology for low power and high performance applications. In particular, focus is on an application of an adiabatic logic circuit model to structuring reversible combinational and sequential CMOS gates. In circuits realizing adiabatic concept the power consumption is zero in ideal case [37]. Sudharshan et. al. 2009, showed in their work a low power adiabatic SRAM cell realized using DTGAL, CPAL and ACPL at 180 and 90 nm using SPICE. The proposed SRAM consists of storage cell, sense amplifier and read/write drivers. P-type adiabatic

complementary pass tx logic (P-ACPL) that's complementary to the N-ACPL is planned and is employed to drive write word lines and power the storage cells. The N-type adiabatic complementary pass semiconductor logic (N-ACPL) is employed to drive read/write bit lines and skim word lines. The power consumption of 3 SRAM circuits was determined for various frequencies up to five hundred MHz. The SPICE simulation results urged that ACPL is economical technique each in terms of power consumption and space required for the planning. At 90 nm for 500 MHz, ACPL SRAM has power consumption of 51% and 17% lesser than DTGAL and CPAL SRAM's respectively; also ACPL needed 39% and 18% lesser area than DTGAL and CPAL for SRAM circuit [38]. Byong-Deok Choi et. al. investigated the chance of exploitation adiabatic logic as a measure against differential power analysis (DPA) vogue attacks to create use of its energy potency. Like different dual-rail logics, adiabatic logic exhibits a current dependence on input that makes the system at risk of DPA. To resolve this issue, they planned a symmetrical adiabatic logic within which the discharge ways area unit symmetric for data-independent parasitic capacitance, and also the charges area unit shared between the output nodes and between the inner nodes, severally, to stop the circuit from counting on the previous input [39]. Samik Samanta stressed that power dissipation is changing into a limiting think about VLSI circuits and systems. Owing to comparatively high quality of VLSI systems utilized in varied applications, the power dissipation in CMOS electrical converter, arises from its shift activity that is principally influenced by the availability voltage and effective capacitance. To optimize power dissipation, the researchers suggested various techniques like appropriate coding, appropriate design architectures, appropriate manipulation algorithms. In their work they have applied adiabatic logic design approach to design COMS inverter. Adiabatic shift techniques supported energy recovery principle is one in all of the innovative solutions at a circuit and logic level succeed reduction in power. Mainly our aim is to design and simulate PFAL inverters. Finally, they calculated dissipated power of static CMOS inverter and compare it with that of PFAL based inverter [40]. Jianping Hu, and Xiaolei Sheng introduced an adiabatic register file supported by two-phase CPAL (Complementary Pass-Transistor adiabatic Logic circuits) with power-gating theme, which may treat a single-phase power clock. A 32x32 single-phase adiabatic register file with power-gating scheme has been implemented with TSMC 0.18 $\mu$ m CMOS technology. All the circuits except for the storage cells employ two-phase CPAL circuits, and the storage cell is based on the conventional memory one. The two-phase non-overlap power-clock generator with power-gating theme is employed to provide the planned adiabatic register file. Full-custom layouts are drawn. The energy and purposeful simulations are performed with the help of the net-list extracted from their layouts. Compared with the normal static CMOS register file, HSPICE simulations show that the planned adiabatic register file will work fine, and it attains about 73% energy savings at 100 MHz [41]. V. S. Kanchana Bhaaskaran et. al. presented the design and performance analysis of the dual-rail encoded and sense amplifier structured 2N\_2P, 2N\_2N2P, IPGL and PFAL quasi-adiabatic circuits operated by two-phase sinusoidal power-clock sources. The energetics of those families are studied for variable power-clock voltages. The drivability characteristics were evaluated with the help of capacitive loads. The performance validation is formed through 8-bit & 16-bit adder circuits employing an integrated power-clock generator. Best adiabatic gain values are achieved for 2N\_2N2P and IPGL circuits across a large frequency vary. Energy recovery comparison between the four part ramp and two-phase trigonometric function power-clocks is formed. The results demonstrate the potency of curved power clock at each the high and also the low frequency ranges of operation. The circuits were designed using 180 nm CMOS technology [42]. Prasad D Khandekar et. al. highlighted within their work sharply increasing demands for moveable electronic devices has strengthened the necessity of low power style methodologies in the recent years. Adiabatic logic vogue is evidenced to be a gorgeous resolution for low power digital style. The energy is recycled back to power provide rather than being wasted. Several researchers have introduced completely different adiabatic logic designs within the past few years. This paper discusses the implementation of 3 quasi-adiabatic logic designs and analyzes the charge flow. All the electrical converter circuits are styled employing 180nm technology in Cadence design surroundings. [43]. Nakata, Shunji et. al. 2010 designed an adiabatic 64-kb SRAM circuit with shared reading and writing ports that permits gradual charging and discharging whereas maintaining an oversized VDD in order that the issues of VT variation and electro-migration within the nanocircuit are often resolved. Within the writing mode, the voltage of the memory cell ground line is enhanced to VDD/2 step by step, and therefore the nMOSFET is turned off in order that the memory cell ground line is ready in an exceedingly high-impedance state. Information will then be

written simply by decreasing the voltage of 1 bit line adiabatically, whereas the voltage of the opposite bit line remains high. For reading, with the help of the shared reading port, the voltage swing of the word bit-line are often weakened to  $V_{DD}/4$  in order that the issues of electro-migration are often resolved. The reading methodology permits a gradual current flow within the memory cell. They designed the cell layout and confirmed that the amount of transistors within the cell is quasi-six. Additionally, 2 forms of new step voltage circuits with tank capacitors are planned. One is for designing the memory cell ground line voltage and therefore the remaining for charging the word line voltage adiabatically. Spontaneous step voltage formation is confirmed experimentally [44]. Hong Li, Linfeng Li, and Jianping Hu in 2010 showed that With rapid technology scaling, the proportion of the static power consumption catches up with dynamic power consumption bit by bit. To decrease leak consumption is turning into a lot of vital in low-power style. In this paper, a power-gating theme for P-DTGAL (p-type dual transmission gate adiabatic logic) circuits to cut back outflow power dissipations below deep submicron method is proposed. The energy dissipations of P-DTGAL circuits with power-gating theme are investigated in several processes, frequencies and active ratios. BSIM4 model is adopted to mirror the characteristics of the outflow currents. HSPICE simulations suggested that the leakage loss is greatly reduced by using the P-DTGAL with power-gating techniques [45]. Yadav, R.K. et. al. in 2011 gave that the Energy dissipation in conventional CMOS circuits can be minimized through adiabatic technique. By adiabatic technique dissipation in PMOS network is decreased and a few of energy hold on at load capacitance is recycled rather than dissipated as heat. However the adiabatic technique is extremely smitten by parameter variation. With the assistance of TSPICE simulations, the energy consumption is analyzed by variation of parameter. In analysis, 2 logic families, ECRL (Efficient Charge Recovery Logic) and PFAL (Positive Feedback adiabatic Logic) are compared with typical CMOS logic for inverters and 2:1 mux circuits. It was observed that adiabatic technique can be used alternatively for low power application in nominative frequency vary [46]. Yadav et. al. proposed that the energy consumption issue is efficiently addressed by adiabatic switching technique in design of low power digital circuits. Adiabatic shifting technique offers the reducing in energy dissipation throughout shifting events and employing the load capacitance energy rather than dissipating it as heat. However adiabatic circuits extremely rely on power clock and parameter variations. With the assistance of clocking rule, the digital circuits like NOT & NOT chain are designed for adiabatic techniques, 2N-2N2P, economical Charge Recovery Logic (ECRL), feedback adiabatic Logic (PFAL) and Clocked adiabatic Logic (CAL) exploitation TSPICE simulation. The results suggested high energy savings as compared to CMOS circuits in specified frequency range [47]. Patpatia et. al. presented new design techniques for adiabatic full adder cell. Adiabatic logic is that the best energy saving technique that provides terribly low power dissipation in integrated circuits. Adiabatic Full adder is simulated by employing totally different adiabatic techniques. Simulation results advised that energy loss of adiabatic circuits will be greatly reduced if Complementary Pass semiconductor adiabatic Logic technique is preferred. All the circuits have been simulated on BSIM3V3 90nm technology on tanner EDA tool [48]. Mehrdad Khatir et. al. suggested that one of the most prominent issues in fully adiabatic circuits is the breaking reversibility problem; i.e., non-adiabatic energy dissipation in the last stage adiabatic gates whose outputs are connected to external circuits. In their work, they prompt that the breaking changeability drawback may end up in vital energy dissipation. Later, they propose AN economical technique to handle the breaking changeability drawback that is applicable to the standard absolutely adiabatic logic like 2LAL, SCRL, and RERL. Detailed SPICE simulations are used to evaluate the proposed technique. The experimental results suggested that the proposed technique can considerably reduce (e.g., about 74% for RERL, 35% for 2LAL, and 17% for SCRL) the energy dissipation arising from the breaking reversibility problem [49]. Prathyusha Konduri, et. al. showed in their survey that low power design has become one of the main concerns in VLSI Design. Of the varied building blocks in digital styles, one among the foremost complicated and power consuming is that the flip-flop. This paper expounds numerous architectures of flipflops with various CMOS logic families, GDI and adiabatic low power style techniques [50]. Atul Kumar Maurya and Gagnesh Kumar proposed an adder circuit based on energy efficient two-phase clocked adiabatic logic. A simulative investigation on the projected 1-bit full adder has been enforced with the projected technique and the same has been compared with customary CMOS, regenerative adiabatic Logic (PFAL) and Two-Phase adiabatic Static Clocked Logic (2PASCL) severally. Comparison has suggested a significant power saving to the extent of 70% in case of proposed

technique as compared to CMOS logic in 10 to 200MHz transition frequency range [51]. Hideaki Komiyama, et. al. presented a new adiabatic static random access memory (SRAM). The projected adiabatic SRAM uses 2 trapezoidal-wave pulses and resembles behavior of static CMOS 4T-SRAM. The elementary cell structure of projected SRAM consists of 2 high load resistors that is made of PMOS, a cross-coupled NMOS combine and NMOS switch that is critical to limit contact current. From the simulation results, they suggested that the energy consumption of the proposed circuit is lower than that of conventional SRAM [52]. Mamatha Samson and Satyam Mandavalli, 2011, in their work an effort was created to style an energy economical 5T SRAM in 65nm technology. The energy recovery driver saves energy within the single bit line additionally to enhancing the write ability of the 5T SRAM. The energy recovery is feasible by pumping the bit line energy into the bit line voltage supply rather than permitting to ground when write operation. This energy efficient SRAM also provides good performance parameters and hence suitable for high density embedded systems [53]. Wang Pengjun and Mei Fengna in 2011, based on multivalent logic, adiabatic circuits and therefore the structure of ternary static random access memory (SRAM), a style theme of a completely unique ternary clocked adiabatic SRAM was conferred. The theme adopts bootstrapped NMOS transistors, along with the address decoder, a cell and a sense amplifier that are charged and discharged within the adiabatic principles, therefore the charges keep within the massive switch capacitance of word lines, bit lines and therefore the address decoder will be effectively improved to attain energy recovery throughout reading and writing of ternary signals. The PSPICE simulation results indicate that the ternary clocked adiabatic SRAM contains a correct logic perform and low power consumption. Compared with ternary standard SRAM, the common power consumption of the ternary adiabatic SRAM saves up to sixty eight within the same conditions [54]. Jamima, H. et. al. 2011 presented a new adiabatic static random access memory (SRAM). The projected adiabatic SRAM used 2 trapezoidal-wave pulses and resembles behavior of static CMOS 4T-SRAM. The elementary cell structure of projected SRAM consists of 2 high load resistors that is made of PMOS, a cross-coupled NMOS combine and NMOS switch that is important to limit short current. From the simulation results, they suggested that the energy consumption of the proposed circuit is lower than that of conventional SRAM [55]. Jintao Jiang and Jianping Hu presented adiabatic flip-flops supported CPAL (complementary pass-transistor adiabatic logic) circuits with energy-recycling output pad cells. The energy-recycling output pad cells for driving adiabatic chips embody primarily bonding pads, ESD (electrostatic discharge) protection circuits, and 2 stage energy-recycling buffers. The adiabatic flip-flops and serial circuits with energy-recycling output pad cells are fictional with leased zero.35um method. The adiabatic flip-flops have large energy savings over a wide range of frequencies [56]. N.L.S.P. Sai Ram and K. Rajasekhar 2012 reviewed the ne'er ending requirement for low-power and low-noise digital circuits has intrigued styles to explore new choices within the world of circuit design. One approach that appears to be terribly promising is that the renowned energy-recovering (adiabatic) logic. Adiabatic circuits pursue low energy dissipation by proscribing the present to flow across devices with low dip and by utilization the energy keep within the capacitors. The energy consumption is analyzed by variation of parameters. Within the analysis, 2 logic families, ECRL (Efficient Charge Recovery Logic) and PFAL (Positive Feedback adiabatic Logic) area unit compared with typical CMOS logic for electrical converter and 2:1 electronic device circuit and Ring counter. The results advised that adiabatic technique could be a good selection for low power and low space application in nominal frequency vary [57]. G.Rama Tulasi et. al. in their work in 2012 , they compared the adiabatic logic styles & planning a replacement full adder with the help of ECRL & PFAL logics then the simulations were done employing Microwind & DSCH. Thus the efficiency of the circuits are shown & compared using different nano meter technologies [58]. Sanjeev Rai, et. al. in their work focused on principles of adiabatic logic, its classification and comparison of various adiabatic logic designs. An attempt has been created in their work to change 2PASCL (Two section adiabatic Static CMOS Logic) adiabatic logic circuit to attenuate delay of the various 2PASCL circuit styles. This modifications within the circuits results in improvement of Power Delay Product (PDP) that is one amongst the figure of benefit to optimize the circuit with factors like power dissipation and delay of the circuit. Their paper investigates the planning approaches of low power adiabatic gates in terms of energy dissipation and uses of straightforward PN diode rather than MOS diode that reduces the result of Capacitances at high transition and power clock frequency. A simulation employing SPECTRE from Cadence is distributed on totally different adiabatic circuits, like NOT, NAND, NOR, XOR and 2:1 MUX [59]. Sunil Jadav



et. al. 2012 gave that power consumption has become an important concern in each high performance and transportable applications. Strategies for power reduction supported the appliance of adiabatic techniques to CMOS circuits have recently come back below revived investigation. In physical science, an adiabatic energy transfer through a dissipative medium is one within which losses area unit created indiscriminately tiny by inflicting the transfer to occur sufficiently slowly. During this work adiabatic technique is employed for reduction of average power dissipation. Simulation of 6T SRAM cell has been in hot water 180nm CMOS technology. It shows that average power dissipation is reduced up to seventy fifth with the help of adiabatic technique and conjointly shows the result on static noise margin [60]. Gayatri, et. al. In their work, in 2012 designed circuits employing adiabatic logic and sequent circuits supported the recently projected Energy economical adiabatic Logic (EEAL). EEAL uses twin curved supply as supply-clock. This paper proposes a regeneration adiabatic logic (PFAL), two-phase clocked adiabatic static CMOS logic (2PASCL) and projected adiabatic logic circuit that utilizes the principles of adiabatic change and energy recovery compare than CMOS. 2PASCL has change activity that's under dynamic logic. The facility consumption of projected adiabatic logic becomes lower compare than CMOS. Additionally style NAND logic gates on the premise of the 2PASCL topology and projected gate. Comparison has shown a major power saving to the extent of seventieth just in case of projected technique as compared to CMOS logic and gate in ten to 200MHz transition frequency vary. The simulation results were analyzed at 180nm technology to point out the technology dependence of the look. The proposed design of CMOS logic and NAND gate is better suitable for the low power VLSI applications [61]. Mukesh Tiwari et. al. presented a new adiabatic circuit technique called Positive Feedback Adiabatic Logic (PFAL). Power reduction is achieved by convalescent the energy within the recovery section of the input clock. Energy dissipation comparison with alternative logic circuits is performed. The most objective of this paper is to produce new low power solutions for IC designers. The dynamic power demand of CMOS circuits is apace changing into a serious concern within the style of non-public info systems and enormous computers. The adiabatic logic structure dramatically reduces the facility dissipation. The adiabatic shift technique can do terribly low power dissipation, however at the expense of circuit quality. Adiabatic logic offers means to reprocess the energy keep within the load capacitors instead of the standard way of discharging the load capacitors to the bottom and wasting this energy [62].

### III. CONCLUSION

Adiabatic Switching circuits are finding widespread use in day to day life. The efficiency, lifetime & reliability of the circuit depend upon power consumption. If an adiabatic switching circuit is designed it will not only decrease the power requirement, but also conserve the circuit energy rather than dissipating it as heat.

### REFERENCES

- [1]. Amit Saxena, Deepti Shinghal, Arti Noor, "Power Efficient Adiabatic Switching Circuits", MIT International Journal of Electronics & Communication Engineering (MIT IJ EC), Vol. 3, No. 2, pp. 98-103, August 2013.
- [2]. Deepti Shinghal, Amit Saxena, Arti Noor, "Adiabatic Logic Circuits: A Retrospect", MIT International Journal of Electronics & Communication Engineering (MIT IJ EC), ISSN: 2230-7664, Vol. 3, No. 2, August 2013, pp. 108-114.
- [3]. Amit Saxena, Deepti Shinghal, Arti Noor, "Comparative Analysis of Conventional CMOS & Adiabatic Logic Gates", MIT International Journal of Electronics & Communication Engineering (MIT IJ EC), ISSN: 2230-7664, Vol 4 No. 1, Jan 2014, pp.39-43.
- [4]. Amit Saxena, Deepti Shinghal, Arti Noor, Kshitij Shinghal, "A Review of Energy Dissipation for Adiabatic Switching of CMOS based Logic Circuits", International Conference on Advances in Electrical Electronics & Computer Engineering (ICAEECE 2014) at MIT, Moradabad, March 8-9, 2014, pp. 02.
- [5]. Amit Saxena, Prashant Kr., Subodh Kr., Sharang Divedi, Revati Raman Singh, "Performance Analysis of CMOS & Adiabatic NAND & NOR Logic Circuit", in National Conference on Advances in Electronics & Communication Engineering (AECE-2014), March 27-28, 2014, pp.90-94.
- [6]. Amit Saxena, Deepti Shinghal, Kshitij Shinghal, "Design and Implementation of Adiabatic based Low Power Logic Circuits", International Research Journal of Engineering and Technology (IRJET), Volume: 02 Issue: 02, pp. 498-504, May-2015.

- [7]. Deepti Shinghal, A.N. Mishra, Amit Saxena, "Design and Implementation of Adiabatic Latch for Low Power Embedded Systems", *International Journal of Scientific Research and Management Studies (IJSRMS)*, Volume 2 Issue 4, July 2015, pg: 230-236.
- [8]. Amit Saxena, Kshitij Shinghal, Deepti Shinghal, "An Efficient Adiabatic Switching Circuit Design for Low Power Applications", *International Journal of Engineering Sciences & Emerging Technologies (IJESSET)*, Volume 8, Issue 6, May 2016, pp: 282-289. doi: 10.7323/ijeset/v8\_i6/04
- [9]. Deepti Shinghal, A.N. Mishra, Farooq Hussain, Amit Saxena, "Low Power Architecture for ASIP's: Based on Adiabatic Switching Principles", *International Journal of Engineering Sciences & Emerging Technologies (IJESSET)*, Volume 8, Issue 6, May 2016, pp: 290-297. doi: 10.7323/ijeset/v8\_i6/05
- [10]. Amit Saxena, Kshitij Shinghal, Deepti Shinghal, "Adiabatic SRAM for Low Power Devices", *International Journal of Recent Trends in Electrical and Electronics Engineering (IJRTE)*, Volume 4 Issue 2, pp. 56-63, March 2017. DOI: 10.7323/ijrte/v4\_i2/03
- [11]. Yibin Ye, Dinesh Somasekhar, Kaushik Roy, "On the Design of Adiabatic SRAMs", *ECE Technical Reports*. Paper 104, 1996.
- [12]. Yong Moon, Deog-Kyoon Jeong, "An efficient charge recovery logic circuit," *IEEE Journal of Solid-State Circuits*, vol.31, no.4, pp.514-522, Apr 1996. doi: 10.1109/4.499727
- [13]. Vojin G. Oklobdzija, Dragan Maksimovic and Fengcheng Lin, "Pass-Transistor Adiabatic Logic Using Single Power-Clock Supply", *IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing*, Vol. 44, No. 10, October 1997.
- [14]. Lolas C. Z., Soudris D., Karafyllidis I., Thanailakis A., "A new adiabatic technique for designing low power array architectures", *IEEE International Conference on Electronics, Circuits and Systems*, 1999. Proceedings of ICECS '99. The 6th, vol.2, no., pp.795-798 vol.2, 5-8 Sep 1999. doi: 10.1109/ICECS.1999.813228.
- [15]. K. W. NG and K. T. Lau, "An Adiabatic 4:2 Compressor Design For Low Power VLSI", *Journal of Circuits, Systems, and Computers*, Vol. 9, Nos. 5 & 6, pp.339-346, 1999.
- [16]. Hamid Mahmoodi-Meimand and Ali Afzali-Kusha, "Low-Power, Low-Noise Adder Design with Pass-transistor Adiabatic Logic", *The 12th International Conference on Microelectronics*, Tehran, Oct. 31- Nov. 2, 2000.
- [17]. H. H. Wong and K. T. Lau, "Low Power 16 x 16 Bit Multiplier Design using PAL-2N Logic Family", *Journal of Circuits, Systems, and Computers*, Vol. 11, No. 2 (2002) 155-163.
- [18]. J. Y. Park, S. J. Hong, "Latched Pass-transistor Adiabatic Logic", *IEEE International Symposium on Circuits and Systems (ISCAS)*, Vol. 5, pp.4693-4696 23-26 May 2005. doi: 10.1109/ISCAS.2005.1465680.
- [19]. Ettore Amirante, Jurgen Fischer, Markus Lang, Agnese Bargagli-Stoffi, Jorg Berthold, Christoph Heer, and Doris Schmitt-Landsiedel, "An Ultra Low-Power Adiabatic Adder Embedded in a Standard 0.13µm CMOS Environment", *Proceedings of the 29th European Solid-State Circuits Conference*, pp.599-602, 2003.
- [20]. Aiyappan Natarajan, David Jasinski, Wayne Burleson, Russell Tessier, "A Hybrid Adiabatic Content Addressable Memory for Ultra Low-Power Applications", *Great Lakes Symposium on VLSI (GLSVLSI)*, April 28-29, 2003.
- [21]. Jurgen Fischer, Ettore Amirante, Francesco Randazzo, Giuseppe Iannaccone, and Doris Schmitt-Landsiedel, "Reduction of the Energy Consumption in Adiabatic Gates by Optimal Transistor Sizing", *ATMOS 2003, LNCS 2799*, pp. 309–318, Springer-Verlag Berlin Heidelberg 2003.
- [22]. Yang W.J., Zhou Y., Lau K.T., "Low power adiabatic programmable logic array with APDL-2", in *Electronics Letters*, vol.39, no.21, pp.1501-1502, 16 Oct. 2003. doi: 10.1049/el:20030994.
- [23]. J. Fischer, E. Amirante, A. Bargagli-Stoffi, and D. Schmitt-Landsiedel, "Improving the positive feedback adiabatic logic family", *Advances in Radio Science* vol.2, pp.221–225, 2004.
- [24]. Yang Q., Zhou R., "Adiabatic differential voltage switch logic", in *Electronics Letters* , vol.40, no.25, pp.1574-1575, 9 Dec. 2004. doi: 10.1049/el:20046892.
- [25]. Jianping Hu, Weijiang Zhang, Yinshui Xia, "Complementary pass-transistor adiabatic logic and sequential circuits using three-phase power supply", *The 2004 47th Midwest Symposium on Circuits and Systems*, 2004. MWSCAS '04. , vol.2, pp.II-201, II-204, 25-28 July 2004. doi: 10.1109/MWSCAS.2004.1354127.
- [26]. Hee-sup Song, Jin-Ku Kang, "A CMOS adiabatic logic for low power circuit design", *Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits 2004.*, pp.348,351, 4-5 Aug. 2004. doi: 10.1109/APASIC.2004.1349493.
- [27]. Jianping Hu, Yinshui Xia, Huiying Dong, "Low power NMOS CPAL circuits and adiabatic sequential circuits", *Proceedings of the IEEE 6th Circuits and Systems Symposium on Emerging Technologies: Frontiers of Mobile and Wireless Communication*, vol.1, pp.233,236 Vol.1, 31 May-2 June 2004. doi: 10.1109/CASSET.2004.1322963.
- [28]. M. Arsalan M., Shams M., "Comparative analysis of adiabatic logic styles", *Proceedings of INMIC 8th International Multi-topic Conference*, 24-26 Dec. 2004, Pages: 663- 668, 2004.

- [29]. Blotti A., Saletti R., "Ultralow-power adiabatic circuit semi-custom design", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.12, no.11, pp.1248,1253, Nov. 2004. doi: 10.1109/TVLSI.2004.836320.
- [30]. Jianping Hu, Xu, Tiefeng, Junjun Yu, Yinshui Xia, "Low power dual transmission gate adiabatic logic circuits and design of SRAM", The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04., vol.1, no., pp.1,565-8 vol.1, 25-28 July 2004. doi: 10.1109/MWSCAS.2004.1354053.
- [31]. Guoqiang Hang, "Adiabatic CMOS gate and adiabatic circuit design for low-power applications," Proceedings of the ASP-DAC 2005. Asia and South Pacific in Design Automation Conference, vol.2, pp.803-808, 18-21 Jan. 2005 doi: 10.1109/ASPDAC.2005.1466466.
- [32]. Myeong-Eun Hwang, Arijit Raychowdhury, and Kaushik Roy, "Energy-Recovery Techniques to Reduce On-Chip Power Density in Molecular Nanotechnologies", IEEE Transactions on Circuits and Systems—I: Regular Papers, Vol. 52, No. 8, August 2005.
- [33]. Junyoung Park, Sung Je Hong, Jong Kim, "Energy-saving design technique achieved by latched pass-transistor adiabatic logic", IEEE International Symposium in Circuits and Systems, 2005. ISCAS 2005., Vol. 5, pp.4693-4696 23-26 May 2005. doi: 10.1109/ISCAS.2005.1465680.
- [34]. He Y., Tian J., Tan X., Min H., "Quasi-static adiabatic logic 2N-2N2P2D family", Electronics Letters , vol.42, no.16, pp.905-906, August 3, 2006. doi: 10.1049/el:20060981
- [35]. Robert C. Chang, Po-Chung Hung, Hsin-Lei Lin, "Low Power Energy Recovery Complementary Pass-Transistor Logic", Journal of Circuits, Systems, and Computers Vol. 15, No. 4, pp.491–504, 2006.
- [36]. Arsalan M., Shams M., "Asynchronous Adiabatic Logic", IEEE International Symposium on Circuits and Systems, ISCAS 2007., pp.3720,3723, 27-30 May 2007. doi: 10.1109/ISCAS.2007.378651.
- [37]. Ali Khazamipour and Katarzyna Radecka, "Adiabatic Implementation of Reversible Logic Circuits in CMOS Technology", Journal of Mult. Valued Logic & Soft Computing. Vol. 13, pp. 191–216, 2007.
- [38]. Sudharshan Y. K., Sreenu D., Saxena A. K., Dasgupta S., "Design of Low Power Adiabatic SRAM Using DTGAL, CPAL and ACPL: A Comparative Study", Journal of Low Power Electronics, Volume 5, Number 1, April 2009, pp. 40-49.
- [39]. Byong-Deok Choi, Kyung Eun Kim, Ki-Seok Chung, and Dong Kyue Kim, "Symmetric Adiabatic Logic Circuits against Differential Power Analysis", ETRI Journal, Volume 32, Number 1, February 2010.
- [40]. Samik Samanta, "Power Efficient VLSI Inverter Design using Adiabatic Logic and Estimation of Power dissipation using VLSI-EDA Tool", Special Issue of IJCTT Vol. 2 Issue 2, 3, 4; 2010 for International Conference [ICCT-2010], December 2010.
- [41]. Jianping Hu, and Xiaolei Sheng, "A Single-Phase Register File with Complementary Pass-Transistor Adiabatic Logic", World Academy of Science, Engineering and Technology 38, pp. 425-429, 2010.
- [42]. V. S. Kanchana Bhaaskaran, J. P. Raina, "Two-Phase Sinusoidal Power-Clocked Quasi-Adiabatic Logic Circuits", Journal of Circuits, Systems, and Computers, Vol. 19, No. 2, pp.335-347, 2010.
- [43]. Prasad D Khandekar, Shaila Subbaraman, Abhijit V. Chitre, "Implementation and Analysis of Quasi-Adiabatic Inverters", International Multi Conference of Engineers and Computer Scientists: IMECS 2010: 17-19 March, 2010.
- [44]. Nakata Shunji, Suzuki H., Honda R., Kusumoto T., Mutoh S., Makino H., Miyama M., Matsuda Y., "Adiabatic SRAM with a shared access port using a controlled ground line and step-voltage circuit", Proceedings of 2010 IEEE International Symposium in Circuits and Systems (ISCAS), pp.2474-2477, May 30 2010-June 2 2010. doi: 10.1109/ISCAS.2010.5537144.
- [45]. Hong Li, Linfeng Li, and Jianping Hu, "A Power-Gating Scheme to Reduce Leakage Power for P-type Adiabatic Logic Circuits", World Academy of Science, Engineering and Technology, Vol. 62, pp. 685-690, 2010.
- [46]. Yadav R.K., Rana A.K., Chauhan S., Ranka D., Yadav K., "Adiabatic technique for energy efficient logic circuits design", International Conference on Emerging Trends in Electrical and Computer Technology (ICETECT), pp.776,780, 23-24 March 2011. doi: 10.1109/ICETECT.2011.5760223
- [47]. Yadav R.K., Rana A.K., Chauhan S., Ranka D., Yadav K., "Four phase clocking rule for energy efficient digital circuits — An adiabatic concept", 2nd International Conference on Computer and Communication Technology (ICCCT), pp.209,214, 15-17 Sept. 2011. doi: 10.1109/ICCCT.2011.6075195.
- [48]. Patpatia B., Arora N., Singh B.P., Mehta K., Swami N., "An adiabatic single phase N-type and P-type CPAL technique for full adder design", International Conference on Emerging Trends in Networks and Computer Communications (ETNCC), pp.244,247, 22-24 April 2011. doi: 10.1109/ETNCC.2011.6255895.
- [49]. Mehrdad Khatir, Alireza Ejlali, Amir Moradi, "Improving the energy efficiency of reversible logic circuits by the combined use of adiabatic styles", Integration, the VLSI Journal, Volume 44, Issue 1, Pages 12-21, January 2011.
- [50]. Prathyusha Konduri, Pobbireddy Sameera, Pavan Kumar.V, "Performance Analysis of D Flip-Flop Implemented in GDI and ACPL Low power Design Techniques", International Journal of Advanced Engineering Sciences and Technologies, Vol No. 5, Issue No. 2, 177 – 183, 2011.

- [51]. Maurya A.K., Kumar G., “Energy Efficient Adiabatic Logic for Low Power VLSI Applications”, International Conference on Communication Systems and Network Technologies (CSNT), pp.460-463, 3-5 June 2011. doi: 10.1109/CSNT.2011.100.
- [52]. Hideaki Komiyama, Yasuhiro Takahashi and Toshikazu Sekine, “Low-Power Adiabatic SRAM” Intelligent Signal Processing and Communications Systems (ISPACS), Dec. 2011.
- [53]. Mamatha Samson, Satyam Mandavalli, “Adiabatic 5T SRAM”, International Symposium on Electronic System Design (ISED), pp. 267-272, December 2011.
- [54]. Wang Pengjun and Mei Fengna, “Design of ternary clocked adiabatic static random access memory”, Journal of Semiconductors, Vol. 32, No. 10, October 2011.
- [55]. Jamima H., Takahashi Y., Sekine T., “Low-power adiabatic SRAM”, International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS), 2011, pp.1-4, 7-9 Dec. 2011. doi: 10.1109/ISPACS.2011.6146088
- [56]. Jintao Jiang, Jianping Hu, “Physical Implementation and Testing of Low-Power Adiabatic Flip-Flops with Energy-Recycling Pads”, Przegląd Elektrotechniczny (Electrical Review), ISSN 0033-2097, R. 88 NR 9b/2012, pp. 192-195.
- [57]. N.L.S.P.Sai Ram, K.Rajasekhar, “Power Optimized Energy Efficient Hybrid Circuits Design by Using A Novel Adiabatic Techniques”, International Journal of Engineering Research & Technology (IJERT), Vol. 1 Issue 7, September – 2012.
- [58]. G.Rama Tulasi, K.Venugopal, B.Vijayabaskar, R.Surya Prakash, “Design & Analysis of full adders using adiabatic logic”, International Journal of Engineering Research & Technology (IJERT), Vol. 1 Issue 5, July – 2012.
- [59]. Sanjeev Rai, Govind Krishna Pal, Ram Awadh Mishra and Sudarshan Tiwari, “Design & Analysis of a Charge Re-Cycle Based Novel LPHS Adiabatic Logic Circuits for Low Power Applications”, International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.5, October 2012.
- [60]. Sunil Jadav, Vikrant, Munish Vashisath, “Design and Performance Analysis of Ultra Low Power 6t SRAM using Adiabatic Technique”, International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.3, June 2012.
- [61]. Gayatri, Manoj Kumar, B. P. Singh, “The Circuits Design using Dual-Rail Clocked Energy Efficient Adiabatic Logic”, International Journal of Modern Engineering Research (IJMER), Vol.2, Issue.3, May-June 2012 pp-1213-1219.
- [62]. Mukesh Tiwari, Jai karan Singh, Yashasvi Vaidhya, “Adiabatic Positive Feedback Charge Recovery Logic for low power CMOS Design”, International Journal of Computer Technology and Electronics Engineering (IJCTEE), Volume 2, Issue 5, October 2012.

## AUTHORS BIOGRAPHY

**Amit Saxena** has 12 Years of experience in the field of Academic. He started his career from MIT, Moradabad. Presently he is working as an Assistant Professor, Deptt of E&C Engg., at MIT Moradabad. He obtained his Bachelor’s degree in Electronics & Communication Engineering from I.E.T., Rohilkhand University, Bareilly and Masters degree (VLSI Design) in 2009 from UPTU, Lucknow. He has published number of papers in international & national journals, conferences and seminars.



**Kshitij Shinghal** has 18 Years of experience in the field of Academic and is actively involved in research & development activities. He obtained his Doctorate degree from Shobhit University Meerut in 2013, Masters degree (Digital Communication) in 2006 from UPTU, Lucknow. He started his career from MIT, Moradabad. Presently he is working as an Associate Professor, Deptt of E&C Engg., at MIT Moradabad. He has published number of papers in national journals, conferences and seminars. He has guided two Masters, more than sixty students of B. Tech, and guiding three Ph.D. & M. Tech. theses. He is an active Member of Various Professional Societies such as ISTE, IACSIT, IAENG etc.



**Deepti Shinghal** was born in Moradabad, Uttar Pradesh, India in January 1980. She received her Bachelor of Engineering (B.E.) degree in Electronics and Communication Engineering Rohilkhand University, Bareilly in 2000. Thereafter she worked for one year as a Faculty Member in the Department of Electronics and Communication Engineering at Aligarh Institute of Engineering & Technology, Aligarh. Then she joined the Moradabad Institute of Technology, Moradabad in 2002. She received her M. Tech. degree in VLSI Design from U. P. Technical University, Lucknow in the year 2008.

